





Place 1 cap at each CYP part



ALL IC's ON THIS SCHEMATIC HAVE +5V SUPPLY VOLTAGE



Engineer: K. Dao	LBL 1 Cyclotron Road Berkeley, CA 94720		Size c
Changed by: H. Niggli	TITLE: VME Interface (based on Pixel PLL VME Int.)		414A
R&D CHK:	DOC CTRL CHK:	MFG ENGR CHK:	QA CHK:
REV	Drawing Number:	Page:	1